URL https://opencores.org/ocsvn/cpu65c02_true_cycle/cpu65c02_true_cycle/trunk

Subversion Repositories cpu65c02_true_cycle

[/] [cpu65c02_true_cycle/] [trunk/] [beta/] [rtl/] [verilog/] [empty] - Rev 23

Rev	Log message	Author	Age	Path
23	Added "beta" section to separate upcoming beta versions or release candidates from released versions. The currently released version moved to "released". The upcoming v2.00rc loaded into "beta" is a major release candidate containing performance improvements. fmax is now typical from 110 MHz to 180 MHz even for low/middle cost FPGA devices. High end FPGA devices allow clock rates over 250 MHz now. After many cycle count issues caused by description errors in original vendor documents, the v2.00rc testing processes (in progress) rely on the WDC 65C02 documentation and physical chips for reference now.	fpga_is_funny	2241d 13h	/cpu65c02_true_cycle/trunk/beta/rtl/verilog/__empty__