OpenCores
URL https://opencores.org/ocsvn/csa/csa/trunk

Subversion Repositories csa

[/] [csa/] [trunk/] [bench/] [makefile] - Rev 51

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
51 remove the using to iverilog and veriwell simon111 5508d 07h /csa/trunk/bench/makefile
40 add timescale.v file and fix a bug in key_schedule module simon111 5524d 20h /csa/trunk/bench/makefile
29 fix some bugs simon111 5527d 19h /csa/trunk/bench/makefile
27 improve makefiles simon111 5528d 06h /csa/trunk/bench/makefile
24 New directory structure. root 5564d 12h /csa/trunk/bench/makefile
23 testing key_schedule module simon111 5647d 19h /csa/trunk/bench/makefile
22 decrypt module testbench update simon111 5687d 19h /csa/trunk/bench/makefile
20 finished the stream_cypher module, this module passed modelsim , but doesn't pass veriwell, i don't know why simon111 5701d 17h /csa/trunk/bench/makefile
18 try to add decrypt module (not finished yet) simon111 5711d 19h /csa/trunk/bench/makefile
17 finish block_decypher module simon111 5763d 01h /csa/trunk/bench/makefile
15 finished key_schedule module simon111 5770d 19h /csa/trunk/bench/makefile
12 *** empty log message *** simon111 5771d 19h /csa/trunk/bench/makefile
9 add the pli module and bench for key_perm module simon111 5804d 20h /csa/trunk/bench/makefile

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.