OpenCores
URL https://opencores.org/ocsvn/csa/csa/trunk

Subversion Repositories csa

[/] [csa/] [trunk/] [rtl/] [makefile] - Rev 51

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
51 remove the using to iverilog and veriwell simon111 5604d 05h /csa/trunk/rtl/makefile
49 group_decrypt module simulate success simon111 5610d 17h /csa/trunk/rtl/makefile
45 improve makefile simon111 5617d 22h /csa/trunk/rtl/makefile
41 add three moudule ts_serial_out ts_sync key_cnt simon111 5620d 14h /csa/trunk/rtl/makefile
24 New directory structure. root 5660d 10h /csa/trunk/rtl/makefile
21 decrypt module passed basicly, it's not good code type simon111 5783d 17h /csa/trunk/rtl/makefile
20 finished the stream_cypher module, this module passed modelsim , but doesn't pass veriwell, i don't know why simon111 5797d 16h /csa/trunk/rtl/makefile
18 try to add decrypt module (not finished yet) simon111 5807d 17h /csa/trunk/rtl/makefile
17 finish block_decypher module simon111 5858d 23h /csa/trunk/rtl/makefile
16 add the block_perm and block_sbox simon111 5862d 15h /csa/trunk/rtl/makefile
15 finished key_schedule module simon111 5866d 17h /csa/trunk/rtl/makefile
13 add key_schedule module(note: this module is not right yet) simon111 5867d 17h /csa/trunk/rtl/makefile
11 add clean rule for some makefile simon111 5900d 18h /csa/trunk/rtl/makefile
8 initial version simon111 5900d 19h /csa/trunk/rtl/makefile

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.