OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_3/] [rtl/] [verilog/] [dbg_cpu_registers.v] - Rev 158

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 root 5590d 00h /dbg_interface/tags/asyst_3/rtl/verilog/dbg_cpu_registers.v
154 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7387d 06h /dbg_interface/tags/asyst_3/rtl/verilog/dbg_cpu_registers.v
139 New release of the debug interface (3rd. release). igorm 7397d 23h /dbg_interface/tags/asyst_3/rtl/verilog/dbg_cpu_registers.v
138 Temp version before changing dbg interface. igorm 7404d 03h /dbg_interface/tags/asyst_3/rtl/verilog/dbg_cpu_registers.v
123 All flipflops are reset. mohor 7461d 06h /dbg_interface/tags/asyst_3/rtl/verilog/dbg_cpu_registers.v
119 cpu_stall_o activated as soon as bp occurs. mohor 7464d 10h /dbg_interface/tags/asyst_3/rtl/verilog/dbg_cpu_registers.v
101 Almost finished. mohor 7469d 03h /dbg_interface/tags/asyst_3/rtl/verilog/dbg_cpu_registers.v
100 *** empty log message *** mohor 7470d 05h /dbg_interface/tags/asyst_3/rtl/verilog/dbg_cpu_registers.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.