URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_3/] [rtl/] [verilog/] [dbg_top.v] - Rev 158

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
158		root	5590d 00h	/dbg_interface/tags/asyst_3/rtl/verilog/dbg_top.v
154	This commit was manufactured by cvs2svn to create tag 'asyst_3'.		7387d 06h	/dbg_interface/tags/asyst_3/rtl/verilog/dbg_top.v
144	Port names and defines for the supported CPUs changed.	igorm	7394d 08h	/dbg_interface/tags/asyst_3/rtl/verilog/dbg_top.v
139	New release of the debug interface (3rd. release).	igorm	7398d 00h	/dbg_interface/tags/asyst_3/rtl/verilog/dbg_top.v
138	Temp version before changing dbg interface.	igorm	7404d 04h	/dbg_interface/tags/asyst_3/rtl/verilog/dbg_top.v
128	Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are turned on.	mohor	7456d 10h	/dbg_interface/tags/asyst_3/rtl/verilog/dbg_top.v
123	All flipflops are reset.	mohor	7461d 06h	/dbg_interface/tags/asyst_3/rtl/verilog/dbg_top.v
117	Define name changed.	mohor	7466d 06h	/dbg_interface/tags/asyst_3/rtl/verilog/dbg_top.v
108	Reset values width added because of FV, a good sentence changed because some tools can not handle it.	simons	7467d 13h	/dbg_interface/tags/asyst_3/rtl/verilog/dbg_top.v
106	Sensitivity list updated.	simons	7468d 11h	/dbg_interface/tags/asyst_3/rtl/verilog/dbg_top.v
101	Almost finished.	mohor	7469d 03h	/dbg_interface/tags/asyst_3/rtl/verilog/dbg_top.v
99	cpu registers added.	mohor	7470d 05h	/dbg_interface/tags/asyst_3/rtl/verilog/dbg_top.v
95	Temp version.	mohor	7471d 21h	/dbg_interface/tags/asyst_3/rtl/verilog/dbg_top.v
81	New directory structure. New version of the debug interface. Files that are not needed removed.	mohor	7494d 05h	/dbg_interface/tags/asyst_3/rtl/verilog/dbg_top.v
73	CRC logic changed.	mohor	7555d 04h	/dbg_interface/tags/asyst_3/rtl/verilog/dbg_top.v
67	Lower two address lines must be always zero.	simons	7590d 06h	/dbg_interface/tags/asyst_3/rtl/verilog/dbg_top.v
65	WB_CNTL register added, some syncronization fixes.	simons	7591d 06h	/dbg_interface/tags/asyst_3/rtl/verilog/dbg_top.v
63	Three more chains added for cpu debug access.	simons	7611d 06h	/dbg_interface/tags/asyst_3/rtl/verilog/dbg_top.v
57	Multiple cpu support added.	simons	7639d 08h	/dbg_interface/tags/asyst_3/rtl/verilog/dbg_top.v
52	Trst signal is not inverted here any more. Inverted on higher layer !!!.	mohor	7906d 06h	/dbg_interface/tags/asyst_3/rtl/verilog/dbg_top.v

1 2 Next >

Show All

Browse

Tools

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_3/] [rtl/] [verilog/] [dbg_top.v] - Rev 158

Filtering Options