OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [old_debug/] [rtl/] [verilog/] [dbg_registers.v] - Rev 158

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 root 5637d 13h /dbg_interface/tags/old_debug/rtl/verilog/dbg_registers.v
78 This commit was manufactured by cvs2svn to create tag 'old_debug'. 7602d 15h /dbg_interface/tags/old_debug/rtl/verilog/dbg_registers.v
73 CRC logic changed. mohor 7602d 17h /dbg_interface/tags/old_debug/rtl/verilog/dbg_registers.v
65 WB_CNTL register added, some syncronization fixes. simons 7638d 19h /dbg_interface/tags/old_debug/rtl/verilog/dbg_registers.v
61 Lapsus fixed. simons 7686d 19h /dbg_interface/tags/old_debug/rtl/verilog/dbg_registers.v
59 Reset value for riscsel register set to 1. simons 7686d 20h /dbg_interface/tags/old_debug/rtl/verilog/dbg_registers.v
57 Multiple cpu support added. simons 7686d 21h /dbg_interface/tags/old_debug/rtl/verilog/dbg_registers.v
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7981d 07h /dbg_interface/tags/old_debug/rtl/verilog/dbg_registers.v
47 mon_cntl_o signals that controls monitor mux added. mohor 8136d 19h /dbg_interface/tags/old_debug/rtl/verilog/dbg_registers.v
44 Signal names changed to lower case. mohor 8151d 20h /dbg_interface/tags/old_debug/rtl/verilog/dbg_registers.v
20 Crc generation is different for read or write commands. Small synthesys fixes. mohor 8298d 23h /dbg_interface/tags/old_debug/rtl/verilog/dbg_registers.v
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8336d 22h /dbg_interface/tags/old_debug/rtl/verilog/dbg_registers.v
12 Wishbone interface added, few fixes for better performance,
hooks for boundary scan testing added.		 mohor 8340d 23h /dbg_interface/tags/old_debug/rtl/verilog/dbg_registers.v
5 Trace fixed. Some registers changed, trace simplified. mohor 8367d 19h /dbg_interface/tags/old_debug/rtl/verilog/dbg_registers.v
2 Initial official release. mohor 8372d 20h /dbg_interface/tags/old_debug/rtl/verilog/dbg_registers.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.