OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_19/] [rtl/] [verilog/] [dbg_defines.v] - Rev 158

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 root 5598d 00h /dbg_interface/tags/rel_19/rtl/verilog/dbg_defines.v
127 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7467d 09h /dbg_interface/tags/rel_19/rtl/verilog/dbg_defines.v
117 Define name changed. mohor 7474d 06h /dbg_interface/tags/rel_19/rtl/verilog/dbg_defines.v
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7502d 05h /dbg_interface/tags/rel_19/rtl/verilog/dbg_defines.v
73 CRC logic changed. mohor 7563d 04h /dbg_interface/tags/rel_19/rtl/verilog/dbg_defines.v
71 Mbist support added. simons 7565d 10h /dbg_interface/tags/rel_19/rtl/verilog/dbg_defines.v
65 WB_CNTL register added, some syncronization fixes. simons 7599d 05h /dbg_interface/tags/rel_19/rtl/verilog/dbg_defines.v
63 Three more chains added for cpu debug access. simons 7619d 06h /dbg_interface/tags/rel_19/rtl/verilog/dbg_defines.v
57 Multiple cpu support added. simons 7647d 08h /dbg_interface/tags/rel_19/rtl/verilog/dbg_defines.v
47 mon_cntl_o signals that controls monitor mux added. mohor 8097d 05h /dbg_interface/tags/rel_19/rtl/verilog/dbg_defines.v
30 IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
not filled-in. Tested in hw.		 mohor 8199d 12h /dbg_interface/tags/rel_19/rtl/verilog/dbg_defines.v
27 Warnings from synthesys tools fixed. mohor 8249d 10h /dbg_interface/tags/rel_19/rtl/verilog/dbg_defines.v
23 Trace disabled by default. mohor 8257d 10h /dbg_interface/tags/rel_19/rtl/verilog/dbg_defines.v
12 Wishbone interface added, few fixes for better performance,
hooks for boundary scan testing added.		 mohor 8301d 10h /dbg_interface/tags/rel_19/rtl/verilog/dbg_defines.v
11 Changes connected to the OpenRISC access (SPR read, SPR write). mohor 8322d 06h /dbg_interface/tags/rel_19/rtl/verilog/dbg_defines.v
9 Working version. Few bugs fixed, comments added. mohor 8326d 10h /dbg_interface/tags/rel_19/rtl/verilog/dbg_defines.v
5 Trace fixed. Some registers changed, trace simplified. mohor 8328d 06h /dbg_interface/tags/rel_19/rtl/verilog/dbg_defines.v
2 Initial official release. mohor 8333d 06h /dbg_interface/tags/rel_19/rtl/verilog/dbg_defines.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.