OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_21/] [bench/] [verilog/] [dbg_tb.v] - Rev 158

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 root 5581d 00h /dbg_interface/tags/rel_21/bench/verilog/dbg_tb.v
134 This commit was manufactured by cvs2svn to create tag 'rel_21'. 7403d 02h /dbg_interface/tags/rel_21/bench/verilog/dbg_tb.v
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.		 mohor 7447d 09h /dbg_interface/tags/rel_21/bench/verilog/dbg_tb.v
124 Display for VATS added. mohor 7452d 05h /dbg_interface/tags/rel_21/bench/verilog/dbg_tb.v
121 Port signals are all set to zero after reset. mohor 7455d 06h /dbg_interface/tags/rel_21/bench/verilog/dbg_tb.v
120 test stall_test added. mohor 7455d 08h /dbg_interface/tags/rel_21/bench/verilog/dbg_tb.v
117 Define name changed. mohor 7457d 05h /dbg_interface/tags/rel_21/bench/verilog/dbg_tb.v
116 Data latching changed when testing WB. mohor 7457d 06h /dbg_interface/tags/rel_21/bench/verilog/dbg_tb.v
115 More debug data added. mohor 7457d 09h /dbg_interface/tags/rel_21/bench/verilog/dbg_tb.v
114 CRC generation iand verification in bench changed. mohor 7457d 10h /dbg_interface/tags/rel_21/bench/verilog/dbg_tb.v
113 IDCODE test improved. mohor 7457d 12h /dbg_interface/tags/rel_21/bench/verilog/dbg_tb.v
111 Define tap_defines.v added to test bench. mohor 7458d 06h /dbg_interface/tags/rel_21/bench/verilog/dbg_tb.v
110 Waiting for "ready" improved. mohor 7458d 07h /dbg_interface/tags/rel_21/bench/verilog/dbg_tb.v
102 New version. mohor 7460d 02h /dbg_interface/tags/rel_21/bench/verilog/dbg_tb.v
101 Almost finished. mohor 7460d 03h /dbg_interface/tags/rel_21/bench/verilog/dbg_tb.v
99 cpu registers added. mohor 7461d 05h /dbg_interface/tags/rel_21/bench/verilog/dbg_tb.v
96 Working. mohor 7462d 09h /dbg_interface/tags/rel_21/bench/verilog/dbg_tb.v
95 Temp version. mohor 7462d 21h /dbg_interface/tags/rel_21/bench/verilog/dbg_tb.v
93 tmp version. mohor 7464d 08h /dbg_interface/tags/rel_21/bench/verilog/dbg_tb.v
92 temp version. mohor 7467d 12h /dbg_interface/tags/rel_21/bench/verilog/dbg_tb.v

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.