OpenCores
URL https://opencores.org/ocsvn/dirac/dirac/trunk

Subversion Repositories dirac

[/] [dirac/] [trunk/] [src/] [testbench/] [ArithmeticCoderTestbench.vhd] - Rev 12

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
12 New directory structure. root 5719d 23h /dirac/trunk/src/testbench/ArithmeticCoderTestbench.vhd
9 Adaptive probability models now implemented in the decoder. Testbench for decoding added. Synthesis reports added to documentation section petebleackley 6635d 01h /dirac/trunk/src/testbench/ArithmeticCoderTestbench.vhd
8 Complete implementation of adaptive arithmetic coding, suitable for Dirac 0.5.3 petebleackley 6654d 05h /dirac/trunk/src/testbench/ArithmeticCoderTestbench.vhd
5 Added documentation for fixed-frequency encoding.
Added component CONTEXT_MANAGER to handle conditional probability encoding.
Modified arithmetic coder, arithmetic decoder and testbench for conditional probability encoding.
FIFO now has a RAM based architecture, and it and INPUT_CONTROL are parameterised by width.
All flip-flops are now represented by clocked processes, so the components D_TYPE, ENABLEABLE_D_TYPE, STORE_BLOCK and COUNT_UNIT are no longer necessary.
Added input file "testseq" for testing conditional probability encoding.		 petebleackley 7102d 04h /dirac/trunk/src/testbench/ArithmeticCoderTestbench.vhd
4 Patch 1
Corrected errors in /src/common/ARITHMETIC_UNIT.vhd and /src/testbench/ArithmeticCoderTestbench.vhd
ARITHMETIC_UNIT.vhd
Corrected width of signal RESULT0 to (16 downto 0)
ArithmeticCoderTestbench.vhd
Removed extraneous inputs CONTEXT_ENABLE and CONTEXT_IN from component specification of ArithmeticCoder
(These belong to a future version)
Specified filename "raw_data" for file input TESTDATA
Added missing end if; in process OUTPUT		 petebleackley 7133d 06h /dirac/trunk/src/testbench/ArithmeticCoderTestbench.vhd
2 Initail commit petebleackley 7160d 09h /dirac/trunk/src/testbench/ArithmeticCoderTestbench.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.