OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [trunk/] [fpga/] [mc/] [src/] [tmr/] [tmr.v] - Rev 299

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
290 Wishbone-compatible bus signals hellwig 3345d 12h /eco32/trunk/fpga/mc/src/tmr/tmr.v
288 new directory structure within fpga hellwig 3346d 09h /eco32/trunk/fpga/mc/src/tmr/tmr.v
69 hardware: timer counts clock cycles, counter is readable hellwig 3876d 13h /eco32/trunk/fpga/mc/src/tmr/tmr.v
68 hardware: timer now equal to port-15 hellwig 3876d 16h /eco32/trunk/fpga/mc/src/tmr/tmr.v
67 fpga implementation update hellwig 3876d 19h /eco32/trunk/fpga/mc/src/tmr/tmr.v
27 fpga implementation unpacked hellwig 3881d 17h /eco32/trunk/fpga/mc/src/tmr/tmr.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.