OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [trunk/] [sim/] [mmu.c] - Rev 257

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
203 ... and even closer to the hardware hellwig 3572d 20h /eco32/trunk/sim/mmu.c
202 simulated MMU got a random index that acts like the one in hardware hellwig 3572d 23h /eco32/trunk/sim/mmu.c
168 simulator got BadAccess register hellwig 3635d 05h /eco32/trunk/sim/mmu.c
166 sim/mmu.c: simplified assocDelay hellwig 3638d 02h /eco32/trunk/sim/mmu.c
78 simulator: tlbBadAddr register is now called mmuBadAddr hellwig 3762d 00h /eco32/trunk/sim/mmu.c
8 sim added hellwig 3785d 04h /eco32/trunk/sim/mmu.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.