OpenCores
URL https://opencores.org/ocsvn/embedded_risc/embedded_risc/trunk

Subversion Repositories embedded_risc

[/] [embedded_risc/] [trunk/] [Verilog/] [uart.v] - Rev 27

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
27 New directory structure. root 5773d 11h /embedded_risc/trunk/Verilog/uart.v
26 no message hosseinamidi 8242d 09h /embedded_risc/trunk/Verilog/uart.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.