URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] [eth_registers.v] - Rev 361

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
361	created branch unneback	unneback	4857d 04h	/ethmac/branches/unneback/rtl/verilog/eth_registers.v
352	Removed delayed assignments from rtl code	olof	4868d 06h	/ethmac/branches/unneback/rtl/verilog/eth_registers.v
346	Updated project location	olof	4878d 22h	/ethmac/branches/unneback/rtl/verilog/eth_registers.v
338		root	5683d 01h	/ethmac/branches/unneback/rtl/verilog/eth_registers.v
335	New directory structure.	root	5740d 06h	/ethmac/branches/unneback/rtl/verilog/eth_registers.v
333	Some small fixes + some troubles fixed.	igorm	7188d 20h	/ethmac/branches/unneback/rtl/verilog/eth_registers.v
321	- Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the previous update of the core. - TxBDAddress is set to 0 after the TX is enabled in the MODER register. - RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER register. (thanks to Mathias and Torbjorn) - Multicast reception was fixed. Thanks to Ulrich Gries	igorm	7518d 01h	/ethmac/branches/unneback/rtl/verilog/eth_registers.v
320	TX_BD_NUM_Wr error fixed. Error was entered with the last check-in.	igorm	7518d 04h	/ethmac/branches/unneback/rtl/verilog/eth_registers.v
304	WISHBONE slave changed and tested from only 32-bit accesss to byte access.	tadejm	7683d 22h	/ethmac/branches/unneback/rtl/verilog/eth_registers.v
283	RxBDAddress was updated also when value to r_TxBDNum was written with greater value than allowed.	mohor	7892d 00h	/ethmac/branches/unneback/rtl/verilog/eth_registers.v
261	Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort synchronized.	mohor	8039d 14h	/ethmac/branches/unneback/rtl/verilog/eth_registers.v
253	r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead.	mohor	8041d 22h	/ethmac/branches/unneback/rtl/verilog/eth_registers.v
244	r_Rst signal does not reset any module any more and is removed from the design.	mohor	8046d 21h	/ethmac/branches/unneback/rtl/verilog/eth_registers.v
164	Ethernet debug registers removed.	mohor	8112d 05h	/ethmac/branches/unneback/rtl/verilog/eth_registers.v
147	ETH_TXCTRL and ETH_RXCTRL registers added. Interrupts related to the control frames connected.	mohor	8117d 21h	/ethmac/branches/unneback/rtl/verilog/eth_registers.v
143	Only values smaller or equal to 0x80 can be written to TX_BD_NUM register. r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.	mohor	8134d 00h	/ethmac/branches/unneback/rtl/verilog/eth_registers.v
141	Syntax error fixed.	mohor	8136d 18h	/ethmac/branches/unneback/rtl/verilog/eth_registers.v
140	Syntax error fixed.	mohor	8136d 18h	/ethmac/branches/unneback/rtl/verilog/eth_registers.v
139	Synchronous reset added to all registers. Defines used for width. r_MiiMRst changed from bit position 10 to 9.	mohor	8136d 18h	/ethmac/branches/unneback/rtl/verilog/eth_registers.v
132	LinkFailRegister is reflecting the status of the PHY's link fail status bit.	mohor	8138d 22h	/ethmac/branches/unneback/rtl/verilog/eth_registers.v

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] [eth_registers.v] - Rev 361

Filtering Options