OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] [eth_rxaddrcheck.v] - Rev 362

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
361 created branch unneback unneback 5023d 23h /ethmac/branches/unneback/rtl/verilog/eth_rxaddrcheck.v
352 Removed delayed assignments from rtl code olof 5035d 00h /ethmac/branches/unneback/rtl/verilog/eth_rxaddrcheck.v
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 5055d 17h /ethmac/branches/unneback/rtl/verilog/eth_rxaddrcheck.v
338 root 5849d 20h /ethmac/branches/unneback/rtl/verilog/eth_rxaddrcheck.v
335 New directory structure. root 5907d 01h /ethmac/branches/unneback/rtl/verilog/eth_rxaddrcheck.v
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.		 mohor 8206d 09h /ethmac/branches/unneback/rtl/verilog/eth_rxaddrcheck.v
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.		 mohor 8208d 17h /ethmac/branches/unneback/rtl/verilog/eth_rxaddrcheck.v
148 Bug when last byte of destination address was not checked fixed. mohor 8284d 16h /ethmac/branches/unneback/rtl/verilog/eth_rxaddrcheck.v
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8452d 20h /ethmac/branches/unneback/rtl/verilog/eth_rxaddrcheck.v
85 Log info was missing. mohor 8470d 14h /ethmac/branches/unneback/rtl/verilog/eth_rxaddrcheck.v
83 MAC address recognition was not correct (bytes swaped). mohor 8470d 14h /ethmac/branches/unneback/rtl/verilog/eth_rxaddrcheck.v
75 r_Bro is used for accepting/denying frames mohor 8474d 19h /ethmac/branches/unneback/rtl/verilog/eth_rxaddrcheck.v
65 Testbench fixed, code simplified, unused signals removed. mohor 8485d 04h /ethmac/branches/unneback/rtl/verilog/eth_rxaddrcheck.v
50 checks destination address for Unicast, Multicast and Broadcast ops billditt 8486d 16h /ethmac/branches/unneback/rtl/verilog/eth_rxaddrcheck.v

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.