OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_22/] [rtl/] [verilog/] [eth_spram_256x32.v] - Rev 363

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 5521d 06h /ethmac/tags/rel_22/rtl/verilog/eth_spram_256x32.v
335 New directory structure. root 5578d 11h /ethmac/tags/rel_22/rtl/verilog/eth_spram_256x32.v
303 This commit was manufactured by cvs2svn to create tag 'rel_22'. 7548d 13h /ethmac/tags/rel_22/rtl/verilog/eth_spram_256x32.v
302 mbist signals updated according to newest convention markom 7548d 13h /ethmac/tags/rel_22/rtl/verilog/eth_spram_256x32.v
297 Artisan ram instance added. simons 7612d 04h /ethmac/tags/rel_22/rtl/verilog/eth_spram_256x32.v
227 Changed BIST scan signals. tadejm 7912d 04h /ethmac/tags/rel_22/rtl/verilog/eth_spram_256x32.v
210 BIST added. mohor 7920d 05h /ethmac/tags/rel_22/rtl/verilog/eth_spram_256x32.v
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 7937d 03h /ethmac/tags/rel_22/rtl/verilog/eth_spram_256x32.v
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 7999d 05h /ethmac/tags/rel_22/rtl/verilog/eth_spram_256x32.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.