OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [runing_under_uclinux/] [rtl/] [verilog/] [eth_top.v] - Rev 351

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 5497d 09h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_top.v
335 New directory structure. root 5554d 15h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_top.v
144 This commit was manufactured by cvs2svn to create tag
'runing_under_uclinux'.
7948d 09h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_top.v
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.
mohor 7973d 07h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_top.v
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7981d 06h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_top.v
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8056d 15h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_top.v
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v
mohor 8067d 11h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_top.v
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.
mohor 8095d 11h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_top.v
80 Small fixes for external/internal DMA missmatches. mohor 8122d 08h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_top.v
76 Interrupts changed in the top file mohor 8122d 08h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_top.v
70 Small fixes. mohor 8130d 14h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_top.v
68 Registered trimmed. Unused registers removed. mohor 8132d 11h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_top.v
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8132d 12h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_top.v
65 Testbench fixed, code simplified, unused signals removed. mohor 8132d 18h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_top.v
63 RxAbort is connected differently. mohor 8133d 11h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_top.v
59 Changes that were lost when updating from 1.11 to 1.14 fixed. mohor 8133d 13h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_top.v
52 Modified for Address Checking,
addition of eth_addrcheck.v
billditt 8134d 04h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_top.v
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.
mohor 8136d 08h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_top.v
43 Tx status is written back to the BD. mohor 8137d 15h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_top.v
42 Rx status is written back to the BD. mohor 8140d 08h /ethmac/tags/runing_under_uclinux/rtl/verilog/eth_top.v

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.