OpenCores

URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] [verilog/] [tb_eth_top.v] - Rev 356

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
356	Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure	olof	4861d 12h	/ethmac/trunk/bench/verilog/tb_eth_top.v
346	Updated project location	olof	4878d 13h	/ethmac/trunk/bench/verilog/tb_eth_top.v
338		root	5682d 16h	/ethmac/trunk/bench/verilog/tb_eth_top.v
335	New directory structure.	root	5739d 21h	/ethmac/trunk/bench/verilog/tb_eth_top.v
157	This testbench will soon be obsolete. Please use tb_ethernet.v	mohor	8115d 20h	/ethmac/trunk/bench/verilog/tb_eth_top.v
108	Testbench supports unaligned accesses.	mohor	8241d 21h	/ethmac/trunk/bench/verilog/tb_eth_top.v
80	Small fixes for external/internal DMA missmatches.	mohor	8307d 14h	/ethmac/trunk/bench/verilog/tb_eth_top.v
67	EXTERNAL_DMA used instead of WISHBONE_DMA.	mohor	8317d 18h	/ethmac/trunk/bench/verilog/tb_eth_top.v
66	Testbench fixed, code simplified, unused signals removed.	mohor	8318d 00h	/ethmac/trunk/bench/verilog/tb_eth_top.v
51	Added separate tests for Multicast, Unicast, Broadcast	billditt	8319d 11h	/ethmac/trunk/bench/verilog/tb_eth_top.v
49	HASH0 and HASH1 register read/write added.	mohor	8321d 11h	/ethmac/trunk/bench/verilog/tb_eth_top.v
41	non-DMA host interface added. Select the right configutation in eth_defines.	mohor	8327d 17h	/ethmac/trunk/bench/verilog/tb_eth_top.v
36	TX_BD_NUM register added instead of the RB_BD_ADDR.	mohor	8387d 18h	/ethmac/trunk/bench/verilog/tb_eth_top.v
23	Number of addresses (wb_adr_i) minimized.	mohor	8437d 20h	/ethmac/trunk/bench/verilog/tb_eth_top.v
22	eth_timescale.v changed to timescale.v This is done because of the simulation of the few cores in a one joined project.	mohor	8437d 22h	/ethmac/trunk/bench/verilog/tb_eth_top.v
19	Defines changed (All precede with ETH_). Small changes because some tools generate warnings when two operands are together. Synchronization between two clocks domains in eth_wishbonedma.v is changed (due to ASIC demands).	mohor	8462d 16h	/ethmac/trunk/bench/verilog/tb_eth_top.v
17	Signal names changed on the top level for easier pad insertion (ASIC).	mohor	8502d 17h	/ethmac/trunk/bench/verilog/tb_eth_top.v
15	A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex). Include files fixed to contain no path. File names and module names changed ta have a eth_ prologue in the name. File eth_timescale.v is used to define timescale All pin names on the top module are changed to contain _I, _O or _OE at the end. Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O and Mdo_OE. The bidirectional signal must be created on the top level. This is done due to the ASIC tools.	mohor	8511d 16h	/ethmac/trunk/bench/verilog/tb_eth_top.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.