URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_fifo.v] - Rev 367

Rev	Log message	Author	Age	Path
365	Whitespace cleanup	olof	5203d 07h	/ethmac/trunk/rtl/verilog/eth_fifo.v
357	Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC	olof	5209d 05h	/ethmac/trunk/rtl/verilog/eth_fifo.v
356	Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure	olof	5209d 07h	/ethmac/trunk/rtl/verilog/eth_fifo.v
354	Whitespace cleanup	olof	5209d 08h	/ethmac/trunk/rtl/verilog/eth_fifo.v
352	Removed delayed assignments from rtl code	olof	5215d 15h	/ethmac/trunk/rtl/verilog/eth_fifo.v
346	Updated project location	olof	5226d 08h	/ethmac/trunk/rtl/verilog/eth_fifo.v
338		root	6030d 10h	/ethmac/trunk/rtl/verilog/eth_fifo.v
335	New directory structure.	root	6087d 16h	/ethmac/trunk/rtl/verilog/eth_fifo.v
330	Warning fixes.	igorm	7564d 13h	/ethmac/trunk/rtl/verilog/eth_fifo.v
100	Generic ram or Xilinx ram can be used in fifo (selectable by setting ETH_FIFO_XILINX in eth_defines.v).	mohor	8600d 12h	/ethmac/trunk/rtl/verilog/eth_fifo.v
94	When clear and read/write are active at the same time, cnt and pointers are set to 1.	mohor	8628d 12h	/ethmac/trunk/rtl/verilog/eth_fifo.v
40	Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200 MHz. Statuses, overrun, control frame transmission and reception still need to be fixed.	mohor	8676d 09h	/ethmac/trunk/rtl/verilog/eth_fifo.v