URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_spram_256x32.v] - Rev 353

Rev	Log message	Author	Age	Path
352	Removed delayed assignments from rtl code	olof	4847d 16h	/ethmac/trunk/rtl/verilog/eth_spram_256x32.v
346	Updated project location	olof	4858d 09h	/ethmac/trunk/rtl/verilog/eth_spram_256x32.v
338		root	5662d 11h	/ethmac/trunk/rtl/verilog/eth_spram_256x32.v
335	New directory structure.	root	5719d 16h	/ethmac/trunk/rtl/verilog/eth_spram_256x32.v
330	Warning fixes.	igorm	7196d 14h	/ethmac/trunk/rtl/verilog/eth_spram_256x32.v
312	Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16.	tadejm	7640d 14h	/ethmac/trunk/rtl/verilog/eth_spram_256x32.v
306	Lapsus fixed (!we -> ~we).	simons	7641d 11h	/ethmac/trunk/rtl/verilog/eth_spram_256x32.v
304	WISHBONE slave changed and tested from only 32-bit accesss to byte access.	tadejm	7663d 08h	/ethmac/trunk/rtl/verilog/eth_spram_256x32.v
302	mbist signals updated according to newest convention	markom	7689d 19h	/ethmac/trunk/rtl/verilog/eth_spram_256x32.v
297	Artisan ram instance added.	simons	7753d 10h	/ethmac/trunk/rtl/verilog/eth_spram_256x32.v
227	Changed BIST scan signals.	tadejm	8053d 09h	/ethmac/trunk/rtl/verilog/eth_spram_256x32.v
210	BIST added.	mohor	8061d 10h	/ethmac/trunk/rtl/verilog/eth_spram_256x32.v
204	ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation).	mohor	8078d 08h	/ethmac/trunk/rtl/verilog/eth_spram_256x32.v
122	ethernet spram added. So far a generic ram and xilinx RAMB4 are used.	mohor	8140d 10h	/ethmac/trunk/rtl/verilog/eth_spram_256x32.v