OpenCores

URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_transmitcontrol.v] - Rev 340

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
338		root	5687d 09h	/ethmac/trunk/rtl/verilog/eth_transmitcontrol.v
335	New directory structure.	root	5744d 14h	/ethmac/trunk/rtl/verilog/eth_transmitcontrol.v
257	When TxUsedData and CtrlMux occur at the same time, byte counter needs to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.	mohor	8045d 00h	/ethmac/trunk/rtl/verilog/eth_transmitcontrol.v
251	When control frame (PAUSE) was sent, status was written in the eth_wishbone module and both TXB and TXC interrupts were set. Fixed. Only TXC interrupt is set.	mohor	8046d 06h	/ethmac/trunk/rtl/verilog/eth_transmitcontrol.v
37	Link in the header changed.	mohor	8346d 14h	/ethmac/trunk/rtl/verilog/eth_transmitcontrol.v
22	eth_timescale.v changed to timescale.v This is done because of the simulation of the few cores in a one joined project.	mohor	8442d 15h	/ethmac/trunk/rtl/verilog/eth_transmitcontrol.v
18	Few little NCSIM warnings fixed.	mohor	8480d 10h	/ethmac/trunk/rtl/verilog/eth_transmitcontrol.v
15	A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex). Include files fixed to contain no path. File names and module names changed ta have a eth_ prologue in the name. File eth_timescale.v is used to define timescale All pin names on the top module are changed to contain _I, _O or _OE at the end. Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O and Mdo_OE. The bidirectional signal must be created on the top level. This is done due to the ASIC tools.	mohor	8516d 09h	/ethmac/trunk/rtl/verilog/eth_transmitcontrol.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.