OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_transmitcontrol.v] - Rev 353

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
353 Inherit fixes for bit width of constants from ORPSoC olof 4895d 00h /ethmac/trunk/rtl/verilog/eth_transmitcontrol.v
352 Removed delayed assignments from rtl code olof 4899d 06h /ethmac/trunk/rtl/verilog/eth_transmitcontrol.v
346 Updated project location olof 4909d 22h /ethmac/trunk/rtl/verilog/eth_transmitcontrol.v
338 root 5714d 01h /ethmac/trunk/rtl/verilog/eth_transmitcontrol.v
335 New directory structure. root 5771d 06h /ethmac/trunk/rtl/verilog/eth_transmitcontrol.v
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.		 mohor 8071d 16h /ethmac/trunk/rtl/verilog/eth_transmitcontrol.v
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.		 mohor 8072d 22h /ethmac/trunk/rtl/verilog/eth_transmitcontrol.v
37 Link in the header changed. mohor 8373d 06h /ethmac/trunk/rtl/verilog/eth_transmitcontrol.v
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.		 mohor 8469d 07h /ethmac/trunk/rtl/verilog/eth_transmitcontrol.v
18 Few little NCSIM warnings fixed. mohor 8507d 02h /ethmac/trunk/rtl/verilog/eth_transmitcontrol.v
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.		 mohor 8543d 01h /ethmac/trunk/rtl/verilog/eth_transmitcontrol.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.