URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_wishbone.v] - Rev 353

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
352	Removed delayed assignments from rtl code	olof	4847d 16h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
349	Make all parameters configurable from top level	olof	4857d 07h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
346	Updated project location	olof	4858d 09h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
338		root	5662d 11h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
335	New directory structure.	root	5719d 16h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
333	Some small fixes + some troubles fixed.	igorm	7168d 06h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
329	Defer indication fixed.	igorm	7196d 15h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
323	Accidently deleted line put back.	igorm	7493d 16h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
321	- Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the previous update of the core. - TxBDAddress is set to 0 after the TX is enabled in the MODER register. - RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER register. (thanks to Mathias and Torbjorn) - Multicast reception was fixed. Thanks to Ulrich Gries	igorm	7497d 11h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
304	WISHBONE slave changed and tested from only 32-bit accesss to byte access.	tadejm	7663d 08h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
302	mbist signals updated according to newest convention	markom	7689d 18h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
280	Reset has priority in some flipflops.	mohor	7949d 11h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
278	A new bug (entered with previous update) fixed. When abort occured sometimes data transmission was blocked.	mohor	7949d 13h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
272	When control packets were received, they were ignored in some cases.	tadejm	7957d 12h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
270	When receiving normal data frame and RxFlow control was switched on, RXB interrupt was not set.	mohor	7958d 14h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
269	When in full duplex, transmit was sometimes blocked. Fixed.	mohor	7959d 14h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
264	Registers RxStatusWrite_rck and RxStatusWriteLatched were not used anywhere. Removed.	mohor	8018d 13h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
261	Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort synchronized.	mohor	8019d 00h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
250	AddressMiss status is connecting to the Rx BD. AddressMiss is identifying that a frame was received because of the promiscous mode.	mohor	8021d 09h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
239	RxError is not generated when small frame reception is enabled and small frames are received.	tadejm	8027d 04h	/ethmac/trunk/rtl/verilog/eth_wishbone.v

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_wishbone.v] - Rev 353

Filtering Options