OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [sim/] [rtl_sim/] [ncsim_sim/] [run/] [run_eth_sim_regr.scr] - Rev 340

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 5716d 03h /ethmac/trunk/sim/rtl_sim/ncsim_sim/run/run_eth_sim_regr.scr
335 New directory structure. root 5773d 09h /ethmac/trunk/sim/rtl_sim/ncsim_sim/run/run_eth_sim_regr.scr
319 Latest Ethernet IP core testbench. tadejm 7582d 03h /ethmac/trunk/sim/rtl_sim/ncsim_sim/run/run_eth_sim_regr.scr
311 Update script for running different file list files for different RAM models. tadejm 7694d 06h /ethmac/trunk/sim/rtl_sim/ncsim_sim/run/run_eth_sim_regr.scr
295 Few minor changes. tadejm 7808d 05h /ethmac/trunk/sim/rtl_sim/ncsim_sim/run/run_eth_sim_regr.scr
290 Additional checking for FAILED tests added - for ATS. tadejm 7834d 05h /ethmac/trunk/sim/rtl_sim/ncsim_sim/run/run_eth_sim_regr.scr
175 Script fixed to new dir structure mohor 8142d 06h /ethmac/trunk/sim/rtl_sim/ncsim_sim/run/run_eth_sim_regr.scr
172 NCSIM simulation environment added to cvs mohor 8142d 06h /ethmac/trunk/sim/rtl_sim/ncsim_sim/run/run_eth_sim_regr.scr

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.