OpenCores
URL https://opencores.org/ocsvn/ft816float/ft816float/trunk

Subversion Repositories ft816float

[/] [ft816float/] [trunk/] [rtl/] [verilog2/] [dfmul.sv] - Rev 81

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
81 - timing delay on divide
- change adder in multiply
robfinch 697d 05h /ft816float/trunk/rtl/verilog2/dfmul.sv
65 -update dfdiv / dfmul robfinch 992d 15h /ft816float/trunk/rtl/verilog2/dfmul.sv
55 - add storage format
- parameterization
robfinch 1421d 21h /ft816float/trunk/rtl/verilog2/dfmul.sv
54 - add decimal float divider robfinch 1422d 10h /ft816float/trunk/rtl/verilog2/dfmul.sv

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.