OpenCores
URL https://opencores.org/ocsvn/ft816float/ft816float/trunk

Subversion Repositories ft816float

[/] [ft816float/] [trunk/] [rtl/] [verilog2/] [fpdivr16.v] - Rev 34

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
34 - add pipeline stage in divider robfinch 1725d 13h /ft816float/trunk/rtl/verilog2/fpdivr16.v
30 - move load signal to bottom robfinch 1994d 04h /ft816float/trunk/rtl/verilog2/fpdivr16.v
29 - refactor with FPWID and EXTRA_BITS
- Nan propagation
robfinch 1994d 12h /ft816float/trunk/rtl/verilog2/fpdivr16.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.