OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [src/] [memtest/] [memtest.s] - Rev 229

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
229 Code samples updated to use new VHDL config packages and new SoC (UART). ja_rd 4516d 07h /ion/trunk/src/memtest/memtest.s
213 Memory test application updated -- added extra-simple D-Cache test.
The new test is a row of back-to-back I/O reads and writes.
This test triggers a bug in the cache that has been already fixed.
ja_rd 4527d 06h /ion/trunk/src/memtest/memtest.s
152 Added R3000 compatible support for kernel/user state:
- Implemented KU/IE plus KUp/IEp and KUo/IEo status bits
- Updated startup and test code to account for changes
- Implemented bit DID NOT TEST rfe instruction (not used in code)
- Access to CP0 in user mode triggers 'CpU' trap
- Updated software simulator

Besides, the logging of HI/LO register changes has been temporarily disabled, there's an unfixed bug in it.
ja_rd 4896d 03h /ion/trunk/src/memtest/memtest.s
109 Updated memtest code sample:
- Initializes I-cache
- Tests execution from FLASH
- Uses small memory model for faster simulation
ja_rd 4959d 06h /ion/trunk/src/memtest/memtest.s
90 Added 'Adventure' demo to be run from the DE-1 FLASH ja_rd 5003d 03h /ion/trunk/src/memtest/memtest.s
78 Code sample 'memtest' adapted to test read from flash ja_rd 5013d 00h /ion/trunk/src/memtest/memtest.s
66 Code samples:
Updated all code samples to use TB2 template and new memory map
ja_rd 5013d 17h /ion/trunk/src/memtest/memtest.s
50 New code sample: memtest
Tests external RAM
ja_rd 5015d 23h /ion/trunk/src/memtest/memtest.s

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.