OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [src/] [mips_mpu1_template.vhdl] - Rev 243

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
162 Fixed stupid mistake in headers (date of project) ja_rd 4776d 01h /ion/trunk/src/mips_mpu1_template.vhdl
161 Added GPL license info to the vhdl headers
This project is becoming respectable :)		 ja_rd 4776d 01h /ion/trunk/src/mips_mpu1_template.vhdl
135 Added debug output to synthesizable MPU template. ja_rd 4784d 03h /ion/trunk/src/mips_mpu1_template.vhdl
125 MPU templates now use the real cache by default ja_rd 4787d 01h /ion/trunk/src/mips_mpu1_template.vhdl
113 Added clock frequency generic to MPU module template
(the generics are used by UART submodules)		 ja_rd 4842d 08h /ion/trunk/src/mips_mpu1_template.vhdl
102 ADDED cache control bits to CP0 status register
ADDED cache control outputs		 ja_rd 4850d 22h /ion/trunk/src/mips_mpu1_template.vhdl
97 CPU rd and wr data address buses unified ja_rd 4875d 08h /ion/trunk/src/mips_mpu1_template.vhdl
87 Added UART RX interface to MPU template ja_rd 4886d 04h /ion/trunk/src/mips_mpu1_template.vhdl
77 Simulation template now supports simulated flash
Synthesis template adapted to latest cache interface
Python script now supports simulated flash		 ja_rd 4896d 02h /ion/trunk/src/mips_mpu1_template.vhdl
65 Fixed io input mux in MPU template 1 ja_rd 4896d 18h /ion/trunk/src/mips_mpu1_template.vhdl
59 cleaned up top vhdl module of demo
moved reset sync ff chain to top module
updated pre-generated demo file		 ja_rd 4898d 08h /ion/trunk/src/mips_mpu1_template.vhdl
56 synthesis mpu template updated:
BRAM is now one 32-bit-wide block instead of 4 8-bitters
(it is read only)
python script updated accordingly		 ja_rd 4898d 20h /ion/trunk/src/mips_mpu1_template.vhdl
55 First version of cache: stub, 1-word cache
(forgot to commit new mpu template file)		 ja_rd 4898d 21h /ion/trunk/src/mips_mpu1_template.vhdl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.