OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [vhdl/] [tb/] [mips_tb_pkg.vhdl] - Rev 206

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
206 Fixed SygnalSpy function calls for compatibility with older versions of Modelsim ja_rd 4831d 07h /ion/trunk/vhdl/tb/mips_tb_pkg.vhdl
193 Major test bench reorganization:
1.- TB now uses same object code as synthesizable demo.
2.- TB now simulates full MPU system.
3.- Console logging moved to TB package.
4.- Code sample makefiles and modelsim script updated accordingly.		 ja_rd 4867d 21h /ion/trunk/vhdl/tb/mips_tb_pkg.vhdl
157 Bug fix in the missing coprocesor exception.
The CPU was triggering a privilege exception for the mtc0 that went into user mode.
Logging HDL updated		 ja_rd 4920d 23h /ion/trunk/vhdl/tb/mips_tb_pkg.vhdl
152 Added R3000 compatible support for kernel/user state:
- Implemented KU/IE plus KUp/IEp and KUo/IEo status bits
- Updated startup and test code to account for changes
- Implemented bit DID NOT TEST rfe instruction (not used in code)
- Access to CP0 in user mode triggers 'CpU' trap
- Updated software simulator

Besides, the logging of HI/LO register changes has been temporarily disabled, there's an unfixed bug in it.		 ja_rd 4921d 08h /ion/trunk/vhdl/tb/mips_tb_pkg.vhdl
112 Updated simulation package for compatibility to new cache ja_rd 4984d 11h /ion/trunk/vhdl/tb/mips_tb_pkg.vhdl
96 CPU rd and wr data address buses unified ja_rd 5017d 11h /ion/trunk/vhdl/tb/mips_tb_pkg.vhdl
84 Added 'trigger address' for file logging to both the
vhdl TB and the python script		 ja_rd 5028d 08h /ion/trunk/vhdl/tb/mips_tb_pkg.vhdl
60 Forgot to upload new TB package!!
Without this, simulations don't work...		 ja_rd 5038d 22h /ion/trunk/vhdl/tb/mips_tb_pkg.vhdl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.