OpenCores
URL https://opencores.org/ocsvn/mem_ctrl/mem_ctrl/trunk

Subversion Repositories mem_ctrl

[/] [mem_ctrl/] [trunk/] [bench/] [verilog/] [160b3ver/] [adv_bb.v] - Rev 28

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
28 New directory structure. root 5613d 02h /mem_ctrl/trunk/bench/verilog/160b3ver/adv_bb.v
16 - More Synthesis cleanup, mostly for speed
- Several bug fixes
- Changed code to avoid auto-precharge and
burst-terminate combinations (apparently illegal ?)
Now we will do a manual precharge ...
rudi 8271d 01h /mem_ctrl/trunk/bench/verilog/160b3ver/adv_bb.v
10 Fixed the TMS register setup to be tight and correct. rudi 8359d 00h /mem_ctrl/trunk/bench/verilog/160b3ver/adv_bb.v
4 1) Changed Directory Structure
2) Fixed several minor bugs
rudi 8393d 19h /mem_ctrl/trunk/bench/verilog/160b3ver/adv_bb.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.