OpenCores
URL https://opencores.org/ocsvn/mem_ctrl/mem_ctrl/trunk

Subversion Repositories mem_ctrl

[/] [mem_ctrl/] [trunk/] [bench/] [verilog/] [sdram_models/] [16Mx16/] [mt48lc16m16a2.v] - Rev 29

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
28 New directory structure. root 5697d 21h /mem_ctrl/trunk/bench/verilog/sdram_models/16Mx16/mt48lc16m16a2.v
16 - More Synthesis cleanup, mostly for speed
- Several bug fixes
- Changed code to avoid auto-precharge and
burst-terminate combinations (apparently illegal ?)
Now we will do a manual precharge ...
rudi 8355d 20h /mem_ctrl/trunk/bench/verilog/sdram_models/16Mx16/mt48lc16m16a2.v
15 Just minor test bench update, syncing all the files. rudi 8371d 22h /mem_ctrl/trunk/bench/verilog/sdram_models/16Mx16/mt48lc16m16a2.v
4 1) Changed Directory Structure
2) Fixed several minor bugs
rudi 8478d 15h /mem_ctrl/trunk/bench/verilog/sdram_models/16Mx16/mt48lc16m16a2.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.