OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [verilator/] [doc/] [src/] [minsoc.odt] - Rev 139

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
139 Creating a verilator branche. rfajardo 4743d 19h /minsoc/branches/verilator/doc/src/minsoc.odt
109 Creating a branche for release candidate 1.0. rfajardo 4770d 10h /minsoc/branches/verilator/doc/src/minsoc.odt
37 README.txt added, describing the installation and set-up processes. Also describing to use the FAQ or forum when you have problems and finally to read minsoc.pdf (the documentation) to understand the system after everything works, to know what to do next.

Clean-up of sw/utils, removing unused sources and files.

Update of sw/drivers/eth.c, direct casting to avoid compile warnings.

FAQ extended and with more links to the threads giving the solutions.

Synthesis examples inform that the firmware tweak for Spartan3E Starter Kit using Ethernet only works for system version up to 35.

minsoc.pdf and webpage now uses FPGA generic and specific codes instead of FPGA independent and dependent codes, because it suits it better.		 rfajardo 5131d 17h /minsoc/branches/verilator/doc/src/minsoc.odt
35 minsoc.pdf: -adjusting the date on the page header of MinSoC documentation. It was correct on the front and revision pages, now header adjusted accordingly. rfajardo 5137d 06h /minsoc/branches/verilator/doc/src/minsoc.odt
32 Documentation revision 1.1, thanks to Wojciech A. Koszek for many comments on it.

Also updating howto, splitint it in INSTALL, HOWTO, FAQ and synthesis_examples, so it should be more clear now what to do when and not to try too much when you don't need. Like everyone was trying to debug the simulation but didn't even test the regular simulation before. Again thanks to Wojciech A. Koszek for his view on this matter.		 rfajardo 5168d 14h /minsoc/branches/verilator/doc/src/minsoc.odt
30 minsoc SoC documentation had 2 small typo corrections. Performance penalty due to addition of register addresses was a wrong assumption. On project description "is composed by" -> "consists of". Thanks to Wojciech A. Koszek.

howto, at some places the howto did not tell the path from the files being talked about. I tried to always specify the path for every commented file.

Scripts for running the simulation called bash instead of sh. For compatibility reasons sh is now used, this should affect noone. Scripts do not use bash specific commands and generally every UNIX like computer has sh. Thanks again to Wojciech A. Koszek, who adapted that to port it to FreeBSD.		 rfajardo 5266d 20h /minsoc/branches/verilator/doc/src/minsoc.odt
24 E-mail in the documentation has been corrected. rfajardo 5402d 08h /minsoc/branches/verilator/doc/src/minsoc.odt
23 Paragraph minor changes, used in announcement and double checked. rfajardo 5406d 13h /minsoc/branches/verilator/doc/src/minsoc.odt
21 Including the first draft project documentation. How to and status progress docs are now separate from documentation. rfajardo 5406d 15h /minsoc/branches/verilator/doc/src/minsoc.odt

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.