OpenCores

URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [verilator/] [rtl/] [verilog/] [minsoc_onchip_ram.v] - Rev 167

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
139	Creating a verilator branche.	rfajardo	4779d 14h	/minsoc/branches/verilator/rtl/verilog/minsoc_onchip_ram.v
109	Creating a branche for release candidate 1.0.	rfajardo	4806d 04h	/minsoc/branches/verilator/rtl/verilog/minsoc_onchip_ram.v
7	Some changes: -wb_cabs removed from minsoc_top.v and minsoc_tc_top.v -added reset polarity control to minsoc_defines.v through: -POSITIVE_RESET -NEGATIVE_RESET -minsoc_onchip_ram_top.v does not use minsoc_onchip_ram.v oe signals (output enable) anymore, which are implemented as tristate buffers. Now minsoc_onchip_ram_top.v has a generated MUX, which has an arbitrary number of inputs and 1 output. Input are the internal output of the onchip_rams, output the wb_dat_o.	rfajardo	5560d 08h	/minsoc/branches/verilator/rtl/verilog/minsoc_onchip_ram.v
6	No implementation relevant changes. Testbench used generic memory from minsoc_onchip_ram.v has been changed to reflect the correct model of the FPGA's onchip rams: address register and write accesses are sensitive to rising clock edge. Documentation updated to reflect another trial and next steps to speed up the memory access from 2 clocks to 1. The negated clock approach is not standard. The right way to do it would be to use the wishbone signals cti and bte and change the minsoc_onchip_ram_top.v.	rfajardo	5564d 15h	/minsoc/branches/verilator/rtl/verilog/minsoc_onchip_ram.v
2	First commit of project. Beta status: -testbench: working -firmware: working -RTL: Working for: Xilinx Spartan-3A DSP Development Kit	rfajardo	5574d 12h	/minsoc/branches/verilator/rtl/verilog/minsoc_onchip_ram.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.