URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [verilator/] [sim/] [run/] [run_bench] - Rev 147

Rev	Log message	Author	Age	Path
139	Creating a verilator branche.	rfajardo	4783d 15h	/minsoc/branches/verilator/sim/run/run_bench
133	Roll back minsoc_bench.v to timed simulation. Merge minsoc_bench_core and minsoc_bench_clock again. Applying Rubén Diez patch to avoid warnings on firmware load for simulation.	rfajardo	4798d 16h	/minsoc/branches/verilator/sim/run/run_bench
109	Creating a branche for release candidate 1.0.	rfajardo	4810d 05h	/minsoc/branches/verilator/sim/run/run_bench
30	minsoc SoC documentation had 2 small typo corrections. Performance penalty due to addition of register addresses was a wrong assumption. On project description "is composed by" -> "consists of". Thanks to Wojciech A. Koszek. howto, at some places the howto did not tell the path from the files being talked about. I tried to always specify the path for every commented file. Scripts for running the simulation called bash instead of sh. For compatibility reasons sh is now used, this should affect noone. Scripts do not use bash specific commands and generally every UNIX like computer has sh. Thanks again to Wojciech A. Koszek, who adapted that to port it to FreeBSD.	rfajardo	5306d 15h	/minsoc/branches/verilator/sim/run/run_bench
2	First commit of project. Beta status: -testbench: working -firmware: working -RTL: Working for: Xilinx Spartan-3A DSP Development Kit	rfajardo	5578d 14h	/minsoc/branches/verilator/sim/run/run_bench