URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [prj/] [scripts/] [simverilog.sh] - Rev 112

Rev	Log message	Author	Age	Path
108	Scripts updates to correct paths when working under Windows. Now, ModelSim, Xilinx and Altera synthesis are working on Windows through batch files. Icarus Verilog and Altera synthesis are working as well. Job done!	rfajardo	4796d 19h	/minsoc/trunk/prj/scripts/simverilog.sh
104	Enabling modelsim simulation for current project definition. vhdl and verilog projects have to be separated: -prj/Makefile defines VHDL_PROJECTS and VERILOG_PROJECTS, they are merged into PROJECTS. Tools which don't care about VHDL or Verilog use PROJECTS list while other tools use VERILOG_ or VHDL_PROJECTS. -Simulation uses VHDL_PROJECTS and VERILOG_PROJECTS independently. -prj/scripts/simprj.sh splitted in: -simvhdl.sh -simverilog.sh (they generate the input files in the right format for simulation tools)	rfajardo	4804d 01h	/minsoc/trunk/prj/scripts/simverilog.sh
91	prj/scripts/: Changing scripts not to include multiple timescale.v files from different listed directories in the project definition file. Instead, now the internal loop which look for the file in different directories is broken when the first file is found.	rfajardo	4846d 03h	/minsoc/trunk/prj/scripts/simprj.sh
88	Project structure, Xilinx Makefiles and simulation working.	rfajardo	4846d 19h	/minsoc/trunk/prj/scripts/simprj.sh
85	Central project definition under prj. Synthesis and simulation take their project files from here.	rfajardo	4846d 20h	/minsoc/trunk/prj/scripts/simprj.sh