URL https://opencores.org/ocsvn/mlite/mlite/trunk

Subversion Repositories mlite

[/] [mlite/] [tags/] [V3_0/] [vhdl/] [alu.vhd] - Rev 350

Rev	Log message	Author	Age	Path
350		root	5620d 23h	/mlite/tags/V3_0/vhdl/alu.vhd
140	This commit was manufactured by cvs2svn to create tag 'V3_0'.		6721d 12h	/mlite/tags/V3_0/vhdl/alu.vhd
139	Major changes -- updated to Plasma Version 3	rhoads	6721d 12h	/mlite/tags/V3_0/vhdl/alu.vhd
131	Changed "GENERIC" to "DEFAULT" to be Xilinx friendly.	rhoads	7201d 10h	/mlite/tags/V3_0/vhdl/alu.vhd
128	Reset all registers, constants now upper case.	rhoads	7338d 22h	/mlite/tags/V3_0/vhdl/alu.vhd
112	Merged Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA.	rhoads	7538d 12h	/mlite/tags/V3_0/vhdl/alu.vhd
81	Removed unused case statements	rhoads	8063d 09h	/mlite/tags/V3_0/vhdl/alu.vhd
47	Altera	rhoads	8097d 11h	/mlite/tags/V3_0/vhdl/alu.vhd
43	Renamed M-lite to Plasma	rhoads	8177d 11h	/mlite/tags/V3_0/vhdl/alu.vhd
39	Changed name to M-lite to avoid trademark issues.	rhoads	8209d 17h	/mlite/tags/V3_0/vhdl/alu.vhd
7	Made writes 4 cycles, improved mem_ctrl.vhd	rhoads	8251d 18h	/mlite/tags/V3_0/vhdl/alu.vhd
2	MIPS-lite CPU core	rhoads	8474d 16h	/mlite/tags/V3_0/vhdl/alu.vhd