URL https://opencores.org/ocsvn/mlite/mlite/trunk

Subversion Repositories mlite

[/] [mlite/] [tags/] [V3_0/] [vhdl/] [mlite_cpu.vhd] - Rev 350

Rev	Log message	Author	Age	Path
350		root	5620d 23h	/mlite/tags/V3_0/vhdl/mlite_cpu.vhd
140	This commit was manufactured by cvs2svn to create tag 'V3_0'.		6721d 12h	/mlite/tags/V3_0/vhdl/mlite_cpu.vhd
139	Major changes -- updated to Plasma Version 3	rhoads	6721d 12h	/mlite/tags/V3_0/vhdl/mlite_cpu.vhd
132	Changed "GENERIC" string to "DEFAULT" to be Xilinx friendly.	rhoads	7201d 10h	/mlite/tags/V3_0/vhdl/mlite_cpu.vhd
128	Reset all registers, constants now upper case.	rhoads	7338d 21h	/mlite/tags/V3_0/vhdl/mlite_cpu.vhd
124	Holger Lohn's fix for interrupts when 3-state pipeline enabled.	rhoads	7357d 11h	/mlite/tags/V3_0/vhdl/mlite_cpu.vhd
120	Make generics "GENERIC"	rhoads	7500d 00h	/mlite/tags/V3_0/vhdl/mlite_cpu.vhd
114	Matthias Grunewald's changes to get synthesis to work with Synopsys' FPGA Compiler II.	rhoads	7538d 11h	/mlite/tags/V3_0/vhdl/mlite_cpu.vhd
96	Simplify take_branch	rhoads	8061d 15h	/mlite/tags/V3_0/vhdl/mlite_cpu.vhd
83	Updated comments, accurate_timing on by default	rhoads	8063d 09h	/mlite/tags/V3_0/vhdl/mlite_cpu.vhd
73	pipeline, better reset	rhoads	8071d 10h	/mlite/tags/V3_0/vhdl/mlite_cpu.vhd
60	reset control	rhoads	8079d 15h	/mlite/tags/V3_0/vhdl/mlite_cpu.vhd
47	Altera	rhoads	8097d 11h	/mlite/tags/V3_0/vhdl/mlite_cpu.vhd
43	Renamed M-lite to Plasma	rhoads	8177d 11h	/mlite/tags/V3_0/vhdl/mlite_cpu.vhd
39	Changed name to M-lite to avoid trademark issues.	rhoads	8209d 17h	/mlite/tags/V3_0/vhdl/mlite_cpu.vhd