OpenCores
URL https://opencores.org/ocsvn/mlite/mlite/trunk

Subversion Repositories mlite

[/] [mlite/] [trunk/] [vhdl/] [control.vhd] - Rev 350

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
350 root 5576d 19h /mlite/trunk/vhdl/control.vhd
284 Removed unsupported branch likely opcodes rhoads 5984d 09h /mlite/trunk/vhdl/control.vhd
194 Implemented BREAK and SYSCALL opcodes rhoads 6331d 14h /mlite/trunk/vhdl/control.vhd
139 Major changes -- updated to Plasma Version 3 rhoads 6677d 07h /mlite/trunk/vhdl/control.vhd
128 Reset all registers, constants now upper case. rhoads 7294d 17h /mlite/trunk/vhdl/control.vhd
113 Matthias Grunewald's bug fixes:
Branch and compare instructions didn't interpret immediate as signed.		 rhoads 7494d 07h /mlite/trunk/vhdl/control.vhd
84 Fixed comment rhoads 8019d 04h /mlite/trunk/vhdl/control.vhd
71 removed pause in rhoads 8027d 06h /mlite/trunk/vhdl/control.vhd
61 mem_none -> mem_fetch rhoads 8035d 11h /mlite/trunk/vhdl/control.vhd
46 Comments cleanup rhoads 8053d 07h /mlite/trunk/vhdl/control.vhd
44 Fixed signed 64-bit multiply rhoads 8130d 20h /mlite/trunk/vhdl/control.vhd
43 Renamed M-lite to Plasma rhoads 8133d 07h /mlite/trunk/vhdl/control.vhd
39 Changed name to M-lite to avoid trademark issues. rhoads 8165d 12h /mlite/trunk/vhdl/control.vhd
17 Fixed "blez $0,target". Made LWL=LW and SWL=SW. Changed tabs to spaces. rhoads 8192d 06h /mlite/trunk/vhdl/control.vhd
10 Add pause_in to process dependency, fixes "lw $4,0($4)" rhoads 8196d 06h /mlite/trunk/vhdl/control.vhd
7 Made writes 4 cycles, improved mem_ctrl.vhd rhoads 8207d 13h /mlite/trunk/vhdl/control.vhd
6 JAL now correctly sets r31 to instruction AFTER branch delay slot. Fixed interrupts. rhoads 8211d 12h /mlite/trunk/vhdl/control.vhd
2 MIPS-lite CPU core rhoads 8430d 12h /mlite/trunk/vhdl/control.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.