OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sim/] [neorv32_tb.vhd] - Rev 14

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
14 update to HW version 1.3.0.0
see changelog in NEORV32.pdf for more information
zero_gravity 1576d 06h /neorv32/trunk/sim/neorv32_tb.vhd
12 Processor version 1.2.0.5 - see changelog in NEORV32.pdf zero_gravity 1581d 05h /neorv32/trunk/sim/neorv32_tb.vhd
11 new hardware version, see changelog in NEORV32.pdf zero_gravity 1591d 00h /neorv32/trunk/sim/neorv32_tb.vhd
8 added missing FENCE instruction; added optional Zifencei CPU extension zero_gravity 1594d 23h /neorv32/trunk/sim/neorv32_tb.vhd
6 new processor version: 1.0.0.0 -> increased performance; debugged errors; processor now passes risc-v compliance tests; see changelog for more information zero_gravity 1595d 21h /neorv32/trunk/sim/neorv32_tb.vhd
3 general updates, see changelog in NEORV32.pdf for more information zero_gravity 1606d 00h /neorv32/trunk/sim/neorv32_tb.vhd
2 - initial commit zero_gravity 1607d 01h /neorv32/trunk/sim/neorv32_tb.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.