OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sw/] [lib/] [include/] [neorv32.h] - Rev 12

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
12 Processor version 1.2.0.5 - see changelog in NEORV32.pdf zero_gravity 1729d 02h /neorv32/trunk/sw/lib/include/neorv32.h
11 new hardware version, see changelog in NEORV32.pdf zero_gravity 1738d 21h /neorv32/trunk/sw/lib/include/neorv32.h
10 minor updates and front page modifications zero_gravity 1741d 19h /neorv32/trunk/sw/lib/include/neorv32.h
8 added missing FENCE instruction; added optional Zifencei CPU extension zero_gravity 1742d 20h /neorv32/trunk/sw/lib/include/neorv32.h
7 removed "mtinst" CSR since it is not ratified yet by the RISC-V specs zero_gravity 1742d 22h /neorv32/trunk/sw/lib/include/neorv32.h
6 new processor version: 1.0.0.0 -> increased performance; debugged errors; processor now passes risc-v compliance tests; see changelog for more information zero_gravity 1743d 18h /neorv32/trunk/sw/lib/include/neorv32.h
4 see NEORV32.pdf for changelog zero_gravity 1752d 04h /neorv32/trunk/sw/lib/include/neorv32.h
3 general updates, see changelog in NEORV32.pdf for more information zero_gravity 1753d 21h /neorv32/trunk/sw/lib/include/neorv32.h
2 - initial commit zero_gravity 1754d 22h /neorv32/trunk/sw/lib/include/neorv32.h

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.