OpenCores
URL https://opencores.org/ocsvn/next186/next186/trunk

Subversion Repositories next186

[/] [next186/] [trunk/] [Next186_CPU.v] - Rev 18

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
14 generate invalid opcode exception for MOV FS and GS ndumitrache 4188d 08h /next186/trunk/Next186_CPU.v
13 fix PUSHA SP pushed stack value, which should be the one before PUSHA ndumitrache 4196d 19h /next186/trunk/Next186_CPU.v
12 fix IDIV when Q=0 ndumitrache 4231d 12h /next186/trunk/Next186_CPU.v
11 fix RET n alignment bug
fix TRAP interrupt acknowledge
updated specs
ndumitrache 4238d 19h /next186/trunk/Next186_CPU.v
10 fixed MUL/IMUL 8bit flags bug ndumitrache 4275d 12h /next186/trunk/Next186_CPU.v
8 fixed DIV bug (exception on sign bit) ndumitrache 4337d 13h /next186/trunk/Next186_CPU.v
7 fixed REP CMPS/SCAS bug when interrupted on the <equal> item ndumitrache 4561d 20h /next186/trunk/Next186_CPU.v
5 Fixed CMPS/SCAS bug when interrupted on the <equal> item ndumitrache 4561d 20h /next186/trunk/Next186_CPU.v
3 updated comments ndumitrache 4626d 20h /next186/trunk/Next186_CPU.v
2 v1.0 ndumitrache 4627d 12h /next186/trunk/Next186_CPU.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.