OpenCores
URL https://opencores.org/ocsvn/nextz80/nextz80/trunk

Subversion Repositories nextz80

[/] [nextz80/] [trunk/] [NextZ80CPU.v] - Rev 17

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
14 ndumitrache 2136d 04h /nextz80/trunk/NextZ80CPU.v
13 Instructions prefixed with DD/FD+CB don't activate M1 during opcode fetch (4th byte) - fixed. ndumitrache 2264d 03h /nextz80/trunk/NextZ80CPU.v
12 Initialize a don't care bit, to prevent a wrong synthesis of the default value in some random cases. ndumitrache 2612d 08h /nextz80/trunk/NextZ80CPU.v
11 Fix: clear I and R at reset
Fix: prevent R set at INT in IM2
Simplify DAA module
ndumitrache 3928d 18h /nextz80/trunk/NextZ80CPU.v
2 ndumitrache 4985d 02h /nextz80/trunk/NextZ80CPU.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.