URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [VHDL/] [async_ser_rx.vhd] - Rev 209

Rev	Log message	Author	Age	Path
209	Fixed an issue in the PIT timer that caused an immediate interrupt on interval write, Fixed an issue in the epoch timer that resulted in a spurious interrupt due to extra LSB's being set by default in the set point register, While cleaning elsewhere, founding a spacing issue in the CPU HDL, Added a 4k ROM and MW core.	jshamlet	1722d 20h	/open8_urisc/trunk/VHDL/async_ser_rx.vhd
208	Removed unnecessary package references	jshamlet	1723d 05h	/open8_urisc/trunk/VHDL/async_ser_rx.vhd
207	Added a simple 8-bit, fixed asynchronous serial interface with compile time settable bit-rate, parity enable, and parity mode generics.	jshamlet	1723d 22h	/open8_urisc/trunk/VHDL/async_ser_rx.vhd