OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [VHDL/] [o8_alu16.vhd] - Rev 220

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
217 Broke out the vdsm8 as a separate entity, since it is used in several places,
Even MORE code cleanup.
jshamlet 1717d 01h /open8_urisc/trunk/VHDL/o8_alu16.vhd
213 Code and comment cleanup jshamlet 1721d 02h /open8_urisc/trunk/VHDL/o8_alu16.vhd
194 Cleaned up licensing sections jshamlet 1731d 03h /open8_urisc/trunk/VHDL/o8_alu16.vhd
193 Fixed incorrect comment in o8_alu16.vhd. The value of the write to 0x1F doesn't matter, as the write itself triggers the calculation. jshamlet 1731d 04h /open8_urisc/trunk/VHDL/o8_alu16.vhd
191 Cleaned up comments, added back the OPEN8_NULLBUS constant, and added some new modules for ADCs and LCD displays.
Also made the button input module more configurable by moving the debounce code to a separate entity and using generics to instantiate it.
jshamlet 1731d 04h /open8_urisc/trunk/VHDL/o8_alu16.vhd
172 General code cleanup jshamlet 3276d 02h /open8_urisc/trunk/VHDL/o8_alu16.vhd
167 Updated CPU model; Pipelined ALU control signals to improve fMAX, corrected issue with interrupt controller priority not being obeyed, fixed bug in auto-indexing instructions where the upper register wasn't being properly incremented, cleaned up code to make the processor model easier to follow.
Added several useful modules that use the Open8 bus.
jshamlet 4117d 21h /open8_urisc/trunk/VHDL/o8_alu16.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.