URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [VHDL/] [o8_epoch_timer_ii.vhd] - Rev 223

Rev	Log message	Author	Age	Path
223	Added an OPEN8_BUS_TYPE record to simplify connection to Open8 modules. The CPU now passes and Open8_Bus out, which supplies the bus address, write enable, write data, and read enable. Read data and interrupts are still handled as separate signals, since they are muxed/connected at the next level up.	jshamlet	1716d 04h	/open8_urisc/trunk/VHDL/o8_epoch_timer_ii.vhd
222	Created a modified version of the epoch timer with a 32-bit, 1-uS resolution timer/comparator.	jshamlet	1716d 09h	/open8_urisc/trunk/VHDL/o8_epoch_timer_ii.vhd