URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [VHDL/] [o8_epoch_timer_ii.vhd] - Rev 227

Rev	Log message	Author	Age	Path
224	Finished new Open8 bus record, which now includes the clock, reset and a microsecond tick. The CPU now accepts a clock and pll_locked signal, which it uses to generate the system reset in the bus record. It also contains a simple microsecond counter to feed the usec_tick in the record. This logic was removed from the real time clock and system timer entities, which now use the global version. Bus connections should be dramatically simplified, as only the read logic and interrupts are still run as separate signals.	jshamlet	1709d 23h	/open8_urisc/trunk/VHDL/o8_epoch_timer_ii.vhd
223	Added an OPEN8_BUS_TYPE record to simplify connection to Open8 modules. The CPU now passes and Open8_Bus out, which supplies the bus address, write enable, write data, and read enable. Read data and interrupts are still handled as separate signals, since they are muxed/connected at the next level up.	jshamlet	1710d 16h	/open8_urisc/trunk/VHDL/o8_epoch_timer_ii.vhd
222	Created a modified version of the epoch timer with a 32-bit, 1-uS resolution timer/comparator.	jshamlet	1710d 22h	/open8_urisc/trunk/VHDL/o8_epoch_timer_ii.vhd