OpenCores
URL https://opencores.org/ocsvn/openarty/openarty/trunk

Subversion Repositories openarty

[/] [openarty/] [trunk/] [doc/] [src/] [spec.tex] - Rev 52

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
49 Moved the location of the ZIPSYSTEM in memory, made the artyboard.h constants
more friendly and more complete, fixed two bugs in the CPU (jumps to breaks,
and s/w clearing of icache), added a NO_USERMODE option to the CPU, and more.
Rebuild any user programs before using this build.
dgisselq 2968d 14h /openarty/trunk/doc/src/spec.tex
48 Greatly expanded the specification, including how to's, getting started guide,
register definitions, etc.
dgisselq 2971d 03h /openarty/trunk/doc/src/spec.tex
36 Lots of changes, see the git changelog for details. dgisselq 2995d 03h /openarty/trunk/doc/src/spec.tex
30 Network transmit and MIG memory both work now, though the clock speed has
been dropped to 80.125MHz.
dgisselq 3005d 18h /openarty/trunk/doc/src/spec.tex
2 Initial documentation/proposed specification. (I'm writing the spec as I'm
building the core.)
dgisselq 3089d 20h /openarty/trunk/doc/src/spec.tex

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.