OpenCores

URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [bench/] [verilog/] [tb_openMSP430.v] - Rev 126

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
111	Re-organized the "openMSP430_defines.v" file. Re-defined the CPU_ID register of the debug interface (in particular to support custom user versioning). Added RTL configuration possibility to expand the peripheral address space from 512B (0x0000 to 0x0200) to up to 32kB (0x0000 to 0x8000). As a consequence the per_addr bus width goes from 8 to 14 bits and the peripherals address decoders have been updated accordingly.	olivier.girard	4938d 23h	/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v
106	Separated the Timer A defines from the openMSP430 ones. Added the "dbg_en" port in order to allow a separate reset of the debug interface. Added the "core_en" port (when cleared, the CPU will stop execution, the dbg_freeze signal will be set and the aclk & smclk will be stopped). Renamed "per_wen" to "per_we" to prevent confusion with active low signals. Removed to missing unused flops when the DBG_EN is not defined (thanks to Mihai contribution).	olivier.girard	4994d 22h	/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v
103	Removed the timescale from all RTL files. Added possibility to exclude the "includes" statements from the RTL.	olivier.girard	5015d 05h	/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v
99	Small fix for CVER simulator support.	olivier.girard	5020d 00h	/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v
98	Added support for VCS verilog simulator. VPD and TRN waveforms can now be generated.	olivier.girard	5020d 00h	/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v
94	Thanks to Mihai-Costin Manolescu's contribution, the simulation scripts now support the following simulators: - Icarus Verilog - Cver - Verilog-XL - NCVerilog - Modelsim	olivier.girard	5024d 00h	/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v
72	Expand configurability options of the program and data memory sizes.	olivier.girard	5231d 01h	/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v
67	Added 16x16 Hardware Multiplier.	olivier.girard	5378d 08h	/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v
65	Add possibility to disable waveform dumping by setting the OMSP_NODUMP environment variable to 1.	olivier.girard	5388d 22h	/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v
54	Update FPGA projects with the combinatorial loop fixed.	olivier.girard	5417d 02h	/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v
34	To avoid potential conflicts with other Verilog modules in bigger projects, the openMSP430 sub-modules have all been renamed with the "omsp_" prefix.	olivier.girard	5446d 01h	/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v
33	In order to avoid confusion, the following changes have been implemented to the Verilog code: - renamed the "rom_" ports and defines to "pmem_" (program memory). - renamed the "ram_" ports and defines to "dmem_" (data memory). In addition, in order to prevent potential conflicts with the Verilog defines of other IPs, a Verilog undefine file has been created.	olivier.girard	5446d 02h	/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v
23	Renamed the "openMSP430.inc" file to "openMSP430_defines.v" & added the "timescale.v" file. In order to follow the same structure as other OpenCores projects, the timescale and the defines are now included from within the Verilog files (using the `include construct).	olivier.girard	5567d 03h	/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v
17	Updated header with SVN info	olivier.girard	5592d 23h	/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v
2	Upload complete openMSP430 project to the SVN repository	olivier.girard	5627d 23h	/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.