OpenCores

URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [rtl/] [verilog/] [omsp_clock_module.v] - Rev 106

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
106	Separated the Timer A defines from the openMSP430 ones. Added the "dbg_en" port in order to allow a separate reset of the debug interface. Added the "core_en" port (when cleared, the CPU will stop execution, the dbg_freeze signal will be set and the aclk & smclk will be stopped). Renamed "per_wen" to "per_we" to prevent confusion with active low signals. Removed to missing unused flops when the DBG_EN is not defined (thanks to Mihai contribution).	olivier.girard	4997d 10h	/openmsp430/trunk/core/rtl/verilog/omsp_clock_module.v
103	Removed the timescale from all RTL files. Added possibility to exclude the "includes" statements from the RTL.	olivier.girard	5017d 18h	/openmsp430/trunk/core/rtl/verilog/omsp_clock_module.v
85	Diverse RTL cosmetic updates.	olivier.girard	5053d 11h	/openmsp430/trunk/core/rtl/verilog/omsp_clock_module.v
34	To avoid potential conflicts with other Verilog modules in bigger projects, the openMSP430 sub-modules have all been renamed with the "omsp_" prefix.	olivier.girard	5448d 13h	/openmsp430/trunk/core/rtl/verilog/omsp_clock_module.v
33	In order to avoid confusion, the following changes have been implemented to the Verilog code: - renamed the "rom_" ports and defines to "pmem_" (program memory). - renamed the "ram_" ports and defines to "dmem_" (data memory). In addition, in order to prevent potential conflicts with the Verilog defines of other IPs, a Verilog undefine file has been created.	olivier.girard	5448d 14h	/openmsp430/trunk/core/rtl/verilog/clock_module.v
23	Renamed the "openMSP430.inc" file to "openMSP430_defines.v" & added the "timescale.v" file. In order to follow the same structure as other OpenCores projects, the timescale and the defines are now included from within the Verilog files (using the `include construct).	olivier.girard	5569d 16h	/openmsp430/trunk/core/rtl/verilog/clock_module.v
17	Updated header with SVN info	olivier.girard	5595d 11h	/openmsp430/trunk/core/rtl/verilog/clock_module.v
2	Upload complete openMSP430 project to the SVN repository	olivier.girard	5630d 11h	/openmsp430/trunk/core/rtl/verilog/clock_module.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.