OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [rtl/] [verilog/] [periph/] [template_periph_16b.v] - Rev 126

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
117 To facilitate commercial adoption of the openMSP430, the core has moved to a modified BSD license. olivier.girard 4908d 11h /openmsp430/trunk/core/rtl/verilog/periph/template_periph_16b.v
111 Re-organized the "openMSP430_defines.v" file.
Re-defined the CPU_ID register of the debug interface (in particular to support custom user versioning).
Added RTL configuration possibility to expand the peripheral address space from 512B (0x0000 to 0x0200) to up to 32kB (0x0000 to 0x8000).
As a consequence the per_addr bus width goes from 8 to 14 bits and the peripherals address decoders have been updated accordingly.		 olivier.girard 4942d 10h /openmsp430/trunk/core/rtl/verilog/periph/template_periph_16b.v
106 Separated the Timer A defines from the openMSP430 ones.
Added the "dbg_en" port in order to allow a separate reset of the debug interface.
Added the "core_en" port (when cleared, the CPU will stop execution, the dbg_freeze signal will be set and the aclk & smclk will be stopped).
Renamed "per_wen" to "per_we" to prevent confusion with active low signals.
Removed to missing unused flops when the DBG_EN is not defined (thanks to Mihai contribution).		 olivier.girard 4998d 08h /openmsp430/trunk/core/rtl/verilog/periph/template_periph_16b.v
103 Removed the timescale from all RTL files.
Added possibility to exclude the "includes" statements from the RTL.		 olivier.girard 5018d 16h /openmsp430/trunk/core/rtl/verilog/periph/template_periph_16b.v
66 The peripheral templates are now under BSD license.
Developers of new peripherals based on these templates won't have to disclose their code.		 olivier.girard 5381d 22h /openmsp430/trunk/core/rtl/verilog/periph/template_periph_16b.v
33 In order to avoid confusion, the following changes have been implemented to the Verilog code:
- renamed the "rom_*" ports and defines to "pmem_*" (program memory).
- renamed the "ram_*" ports and defines to "dmem_*" (data memory).

In addition, in order to prevent potential conflicts with the Verilog defines of other IPs, a Verilog undefine file has been created.		 olivier.girard 5449d 12h /openmsp430/trunk/core/rtl/verilog/periph/template_periph_16b.v
23 Renamed the "openMSP430.inc" file to "openMSP430_defines.v" & added the "timescale.v" file.
In order to follow the same structure as other OpenCores projects, the timescale and the defines are now included from within the Verilog files (using the `include construct).		 olivier.girard 5570d 14h /openmsp430/trunk/core/rtl/verilog/periph/template_periph_16b.v
17 Updated header with SVN info olivier.girard 5596d 09h /openmsp430/trunk/core/rtl/verilog/periph/template_periph_16b.v
2 Upload complete openMSP430 project to the SVN repository olivier.girard 5631d 09h /openmsp430/trunk/core/rtl/verilog/periph/template_periph_16b.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.