OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [run/] [run_all] - Rev 141

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
134 Add full ASIC support (low-power modes, DFT, ...).
Improved serial debug interface reliability.		 olivier.girard 4634d 21h /openmsp430/trunk/core/sim/rtl_sim/run/run_all
122 Add coverage report generation (NCVERILOG only)
Add support for the ISIM Xilinx simulator.		 olivier.girard 4803d 21h /openmsp430/trunk/core/sim/rtl_sim/run/run_all
111 Re-organized the "openMSP430_defines.v" file.
Re-defined the CPU_ID register of the debug interface (in particular to support custom user versioning).
Added RTL configuration possibility to expand the peripheral address space from 512B (0x0000 to 0x0200) to up to 32kB (0x0000 to 0x8000).
As a consequence the per_addr bus width goes from 8 to 14 bits and the peripherals address decoders have been updated accordingly.		 olivier.girard 4941d 21h /openmsp430/trunk/core/sim/rtl_sim/run/run_all
91 Fixed bug when an IRQ arrives while CPU is halted through the serial debug interface.
This bug is CRITICAL for people using working with interrupts and the Serial Debug Interface.		 olivier.girard 5030d 22h /openmsp430/trunk/core/sim/rtl_sim/run/run_all
73 Update all bash scripts headers with "#!/bin/bash" instead of "#!/bin/sh".
This will prevent compatibility problems in systems where bash isn't the default shell.		 olivier.girard 5231d 22h /openmsp430/trunk/core/sim/rtl_sim/run/run_all
67 Added 16x16 Hardware Multiplier. olivier.girard 5381d 06h /openmsp430/trunk/core/sim/rtl_sim/run/run_all
65 Add possibility to disable waveform dumping by setting the OMSP_NODUMP environment variable to 1. olivier.girard 5391d 20h /openmsp430/trunk/core/sim/rtl_sim/run/run_all
2 Upload complete openMSP430 project to the SVN repository olivier.girard 5630d 20h /openmsp430/trunk/core/sim/rtl_sim/run/run_all

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.